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Abstract 
The feasibility of using an in-hardware implementation of a genetic algorithm (GA) to solve the 
computationally expensive travelling salesman problem (TSP) is explored, especially in regard to 
hardware resource requirements for problem and population sizes. We investigate via numerical 
experiments whether a small population size might prove sufficient to obtain reasonable quality 
solutions for the TSP, thereby permitting relatively resource efficient hardware implementation on 
field programmable gate arrays (FPGAs). Software experiments on two TSP benchmarks involving 
48 and 532 cities were used to explore the extent to which population size can be reduced without 
compromising solution quality, and results show that a GA allowed to run for a large number of 
generations with a smaller population size can yield solutions of comparable quality to those 
obtained using a larger population. This finding is then used to investigate feasible problem sizes on 
a targeted Virtex-7 vx485T-2 FPGA platform via exploration of hardware resource requirements for 
memory and data flow operations. 
 
Keywords: Combinatorial optimisation, field programmable gate array, genetic algorithm, hardware 
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Introduction 
In the field of combinatorial optimisation, the travelling salesman problem (TSP) is a popular NP-
hard and intensively investigated optimisation problem. Formally, the objective of the TSP is to find 
the Hamiltonian cycle with the least weight in a complete weighted graph (where vertices, edges 
and weights represent cities, roads and distance of that road, respectively). Applications of the TSP 
span across diverse fields, from more obvious applications in scheduling, planning and logistics, to 
more obscure ones such as DNA sequencing and manufacturing of microchips. A comprehensive 
review of the TSP can be found in the work by Applegate et al. (2006).  
 
Optimisation methods for the TSP fall into two categories of exact and heuristic algorithms. Exact 
algorithms, such as brute force search and branch-and-cut algorithms, consider all possible ordered 
combination of cities and find the one solution with the least distance. The running time for such 
algorithms lies within a polynomial factor of O(n!), where n is the number of cities. For example, a 
20 cities problem would have almost 2×1018 possible solutions for the algorithm to search through, 
which can lead to a CPU time consuming process. In view of this, exact algorithms are usually 
practical only for small problem sizes.  
 
Various heuristic algorithms, such as ant colony optimisation and genetic algorithm (GA), have 
been devised to find good solutions for larger problem sizes within a reasonable time. Instead of 
searching through all possible solutions in the large search space, heuristic algorithms iteratively 
explore and exploit random regions to search for increasingly better solutions. However, heuristic 
algorithms that are executed on CPUs may still incur substantial computational run-time due to the 
sequential processing nature of CPUs. Therefore, hardware implementations of GA for TSP have 
been proposed in previous works by several authors (Graham and Nelson, 1995; Skliarova and 
Ferrari, 2002; Vega-Rodriguez et al., 2005; Tachibana et al., 2006; Zhou et al., 2011).  
 
The above works are focused on introducing various implementations of GA features and are 
limited on the justification of parameters utilised, including population size and problem size, which 
hinders the extent to which their works may be built upon theoretically and empirically. They also 
lack in highlighting and describing the growth in resource requirements for accommodating the 
population size when the problem size is increased. In contrast, this work aims to investigate the 
relationships between (1) population size and solution quality; and (2) problem size and FPGA 
resource requirements. The results show that a GA with a smaller population size allowed to run for 
a large number of generations could obtain solutions of comparable quality to one with a larger 
population size. This finding allows for relatively resource efficient hardware implementation on 
FPGAs as a small population size is sufficient to obtain reasonable quality solutions for the TSP.  
 
Genetic algorithm  
Evolutionary computation approaches have also been used in the complex field of aerospace for 
path planning (Gonzalez, 2004) and aerodynamic design (Lee, 2009). GA is a population-based 
metaheuristic optimisation method built from the principles of biological evolution involving 
inherited features such as selection, crossover, and mutation (Goldberg, 1989). The fundamental 
procedure of a GA is illustrated in Fig. 1. The algorithm commences by initialising a parent 
population with random variables. During each generation, individuals from the parent population 
are subjected to a selection technique for reproduction. Selected individuals undergo genetic 
permutation which produces an offspring population. Subsequently, fitness of the offspring 
population is evaluated. Finally, fitter individuals of the offspring population are introduced back 
into the parent population. This evolutionary process is repeated until a specified termination 
criterion is met.   
 
 
Figure 1.  Pseudo code of genetic algorithm. 
 
Hardware implementation of genetic algorithm for the travelling salesman problem 
The GA used for this study is adapted from previous work by Kirk (2007). Each individual in the 
population is a candidate solution represented by the vertices of a Hamiltonian path (sequence of 
cities) and its distance. The following experiments are conducted with the ultimate view of 
hardware implementation, and to this end certain key parameters are chosen as power of two, 
resources are limited to a given device, and speedup is achievable from parallelism and pipelining 
design.  
 
Genetic Algorithm  
 
Initialise parent population 
WHILE (Termination criteria NOT SATISFIED) 
 Selection of individuals from parent population for reproduction  
 Genetic permutation of individuals to produce offspring population 
 Evaluation of offspring population 
Introduction of fitter offspring into parent population 
END-WHILE 
 
Population size and solution quality  
The main purpose of this experiment is to study the effects of population size on solution quality. 
The GA is executed on two benchmark TSPs known as TSP att48 (48 cities) and TSP att532 (532 
cities), which can be found in previous work by Reinelt (1991). The population sizes of the GA for 
each TSP experiment is set to 2n, n ∈ {1, ..., 8}. Fig. 2 and Fig. 3 show the convergence plot of the 
GA for TSP att48 and TSP att532, respectively. From the plots, two regions of interest (ROI) with 
notable characteristics are observed. ROI 1 shows that generally a GA with larger population size 
converges faster than one with smaller population size. On the other hand, ROI 2 shows that a GA 
even with a small population size when allowed to run for a large number of generations could 
obtain solutions comparable to one with a larger population size. This finding is noteworthy, given 
that hardware implementation allows for more generations to be executed within the same time 
period as its software counterpart. Additionally, a small population size is resource efficient for 
hardware implementations on FPGAs. 
 
 
Figure 2.  GA convergence result on TSP att48 across different population sizes. ROI 1 shows 
the early converging characteristics and ROI 2 shows the converged results after a large 
number of generations. 
 
 
Figure 3.  GA convergence result on TSP att532 across different population sizes. ROI 1 
shows the early converging characteristics and ROI 2 shows the converged results after a 
large number of generations. 
 
Problem size and FPGA resource requirements 
The representation of individuals within the population of a GA is shown in Fig. 4. Each individual 
consists of a candidate solution represented by a sequence of cities and its fitness. Note that the 
encoding size needed for each individual is proportional to the problem size.  
 
 
Figure 4.  Representation of individuals. C1 to Cn represents the sequence of cities for a 
problem size of n cities. 
 
 
The aim of this experiment is to investigate and estimate the maximum problem size implementable 
for a given GA population size and FPGA architecture. Based on the above results, the population 
size of 2n, n ∈ {3, ..., 6} and problem size of 2m, m ∈ {4, ..., 9} was chosen. Having access to a 
Virtex-7 FPGA VC 707 evaluation kit, the FPGA model of Virtex-7 VX485T-2 was chosen. The 
hardware implementation of a GA on FPGA architecture based on previous work by Kok et al. 
(2012) was chosen. All internal operators were not implemented; only memory and data flow of the 
GA population were implemented. Note that speedup and effectiveness of implementing a GA on 
FPGAs have already been proven by previous authors (Graham and Nelson, 1995; Skliarova and 
Ferrari, 2002; Vega-Rodriguez et al., 2005; Tachibana et al., 2006; Zhou et al., 2011), and therefore 
C1 C2 ... ... Individual: Fitness Cn-1 Cn 
the intent of this work is not to reproduce a proven concept but rather investigate the issues related 
to the implementation of population-based metaheuristics on a fixed-architecture. Parameters were 
synthesised with Xilinx ISE 14.1. The parameters and synthesis results are tabulated in Table 1 
below. From the results, a population size of above 64 will not be an ideal choice for hardware 
implementation on FPGAs as the maximum problem size it can address would be too small to be 
practical. 
 
Table 1.  Synthesis results of implementing a GA population size of 16 for different problem 
sizes. 
Population size  
(number of candidate 
solutions in the GA) 
Problem size  
(maximum number 
of cities) 
Estimated resource requirements 
(Percentage of  
device utilised) 
23 =     8 24 =   16     2% 
23 =     8 25 =   32     6% 
23 =     8 26 =   64   12% 
23 =     8 27 = 128   30% 
23 =     8 28 = 256   75% 
23 =     8 29 = 512 164% 
24 =   16 24 =   16     5% 
24 =   16 25 =   32   12% 
24 =   16 26 =   64   26% 
24 =   16 27 = 128   61% 
24 =   16 28 = 256 154% 
24 =   16 29 = 512 >> 100 % 
25 =   32 24 =   16 11% 
25 =   32 25 =   32 24% 
25 =   32 26 =   64 55% 
25 =   32 27 = 128 122% 
25 =   32 28 = 256 >> 100 % 
25 =   32 29 = 512 >> 100 % 
26 =   64 24 =   16 22% 
26 =   64 25 =   32 49% 
26 =   64 26 =   64 109% 
26 =   64 27 = 128 >> 100 % 
26 =   64 28 = 256 >> 100 % 
26 =   64 29 = 512 >> 100 % 
 
 
Conclusions 
Implementing a population-based metaheuristics on a fixed-architecture, such as a GA on FPGA, 
has been proven to be a viable concept. However, limitations associated with the population size 
have not been addressed explicitly in literature. In this work, the relationships between (1) 
population size and solution quality; and (2) problem size and FPGA resource requirements are 
investigated. From the results and with the ultimate aim of a fixed-architecture implementation 
(specifically the Virtex-7 FPGA), a small population size is shown to be sufficient to obtain 
reasonable quality solutions for the TSP, thereby permitting relatively resource efficient hardware 
implementations on FPGAs. Also, population sizes of above 64 will not be practical as they can 
only accommodate to small problem sizes of below 16, which is not ideal in the real-world where 
problem sizes are large by nature. Future work will explore avenues to address larger problem sizes 
of above 1,000 cities for hardware implementation on FPGAs. 
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